

WHAT IS CLAIMED IS:

- 1 1. An integrated circuit comprising an array of DRAM cells, each DRAM
2 cell comprising:
3 a first transistor having a gate coupled to a read word line and a drain coupled
4 to a read bit line;
5 a second transistor coupled in series between the first transistor and a power
6 supply voltage; and
7 a third transistor coupled between the gate of the second transistor and a write
8 bit line, a gate of the third transistor being coupled to a write word line,
9 wherein the write word line is not directly connected to the read word line.
- 1 2. The integrated circuit according to claim 1 wherein the integrated
2 circuit is a field programmable gate array, and the gate of the second transistor is coupled to a
3 pass gate in the field programmable gate array.
- 1 3. The integrated circuit according to claim 2 wherein the pass gate is a
2 programmable routing connector that couples interconnect lines on the field programmable
3 gate array.
- 1 4. The integrated circuit according to claim 2 wherein the pass gate is
2 used to configure logic performed by logic circuitry on the field programmable gate array.
- 1 5. The integrated circuit according to claim 1 further comprising:
2 a capacitor coupled to a gate of the second transistor.
- 1 6. The integrated circuit according to claim 5 wherein the capacitor is a
2 planar capacitor or a trench capacitor.
- 1 7. The integrated circuit according to claim 5 wherein the capacitor is a
2 quasi-static DRAM capacitor fabricated with nano-crystal oxide.
- 1 8. The integrated circuit according to claim 1 further comprising:
2 a CMOS inverter having an input coupled to the gate of the second transistor,
3 wherein the integrated circuit is a programmable integrated circuit, and an
4 output of the CMOS inverter drives a pass gate that programmably couples interconnect lines
5 on the programmable integrated circuit.

1 9. The integrated circuit according to claim 8 wherein the third transistor
2 is a p-channel field effect transistor, and the input of the CMOS inverter is not directly
3 connected to an N-type doped semiconductor region.

1 10. The integrated circuit according to claim 1 further comprising:
2 a sense amplifier having an input coupled to the read bit line;
3 a multiplexer having a first input coupled to an output of the sense amplifier;
4 and
5 a driver coupled between an output of the multiplexer and the write bit line.

1 11. The integrated circuit according to claim 10 further comprising:
2 a data shift register coupled to a second input of the multiplexer;
3 an error detection circuit coupled to an output of the data shift register, the
4 error detection circuit performing error detection on data stored in the DRAM cells.

1 12. An integrated circuit comprising an array of DRAM cells, each DRAM
2 cell comprising:
3 a first transistor having a gate coupled to a read word line and a drain coupled
4 to a read bit line;
5 an inverter having an output coupled to a source of the first transistor; and
6 a second transistor coupled between an input of the inverter and a write bit
7 line, a gate of the second transistor being coupled to a write word line.

1 13. The integrated circuit as defined in claim 12 wherein the integrated
2 circuit is a programmable integrated circuit and the output of the inverter is coupled to a pass
3 gate.

1 14. The integrated circuit as defined in claim 12 wherein the second
2 transistor is a p-channel transistor, and the input of the inverter is not directly connected to an
3 N-type doped semiconductor region.

1 15. The integrated circuit as defined in claim 12 further comprising a
2 capacitor coupled to the input of the inverter.

1 16. The integrated circuit as defined in claim 15 wherein the capacitor is a
2 planar capacitor or a trench capacitor.

1 17. The integrated circuit as defined in claim 15 wherein the capacitor is a
2 quasi-static DRAM capacitor fabricated with nano-crystal oxide.

1 18. The integrated circuit as defined in claim 12 further comprising:
2 a sense amplifier having an input coupled to the read bit line; and
3 a multiplexer coupled between an output of the sense amplifier and the write
4 bit line.

1 19. A method for storing data in and accessing data from a DRAM cell, the
2 method comprising:

3 applying a first voltage on a write word line to turn on a first transistor;
4 applying a second voltage on a write bit line coupled to a drain of the first
5 transistor to store charge at a gate of a second transistor;
6 applying a third voltage on the write word line to turn off the first transistor;
7 applying a fourth voltage on a read word line to turn on a third transistor,
8 wherein the second transistor is coupled in series with third transistor; and
9 sensing a fifth voltage on a read bit line coupled to a drain of the third
10 transistor, the second and third transistors conducting current between the read bit line and a
11 supply voltage if the charge stored at the gate of the second transistor is a first logic state,
12 wherein the write word line is not directly connected to the read word line.

1 20. The method according to claim 19 wherein a capacitor is coupled to
2 the gate of the second transistor to store the charge.

1 21. The method according to claim 20 wherein a gate of a fifth pass gate
2 transistor is coupled to the capacitor and the gate of the second transistor, the pass gate
3 coupling two segments of programmable routing wires.

1 22. The method according to claim 19 wherein an input of an inverter is
2 coupled to the gate of the second transistor.

1 23. The method according to claim 22 wherein the first transistor is a p-
2 channel transistor.

1 24. The method according to claim 19 wherein sensing the fifth voltage on
2 the read bit line further comprises:

3 amplifying the fifth voltage using a sense amplifier; and
4 driving an output signal of the sense amplifier to the write bit line to refresh
5 the charge stored at gate of the second transistor.

1 25. The method according to claim 19 further comprising:
2 detecting errors in the data stored in the DRAM cell.

1 26. A method for storing data in and accessing data from a DRAM cell, the
2 method comprising:

3 applying a first voltage on a write word line to turn on a first transistor;
4 applying a second voltage on a write bit line coupled to a drain of the first
5 transistor to store charge at an input of an inverter;
6 applying a third voltage on the write word line to turn off the first transistor;
7 applying a fourth voltage on a read word line to turn on a second transistor,
8 wherein the second transistor is coupled to an output of the inverter; and
9 sensing a fifth voltage on a read bit line coupled to a drain of the second
10 transistor, the second transistor conducting current between the read bit line and the output of
11 the inverter if the charge stored at the input of the inverter is a first logic state.

1 27. The method according to claim 26 wherein the first transistor is a p-
2 channel transistor and the second transistor is an n-channel transistor.

1 28. The method according to claim 26 further comprising:
2 coupling the output of the inverter to a pass gate,
3 wherein the DRAM cell is part of a memory array of DRAM cells, and the
4 memory array and the pass gate are part of a programmable integrated circuit.

1 29. The method according to claim 26 wherein sensing the fifth voltage on
2 the read bit line further comprises:

3 amplifying the fifth voltage using a sense amplifier;
4 selecting an output signal of the sense amplifier using a multiplexer; and
5 driving an output signal of the multiplexer to the write bit line to refresh the
6 charge stored at the input of the inverter.

1 30. The method according to claim 29 further comprising:
2 detecting errors in the data stored in the DRAM cell.

1 31. A method for verifying data stored in a row of DRAM cells, the
2 method comprising:
3 applying a first voltage on a read word line to turn on first transistors in the
4 row of DRAM cells;
5 sensing second voltages on read bit lines coupled to drains of the first
6 transistors using sense amplifiers, each first transistor conducting current between the read bit
7 line and a supply voltage if the charge stored in the DRAM cell is a first logic state;
8 receiving output signals of the sense amplifiers in shift registers;
9 shifting the output signals through the shift registers to an error detection
10 circuit; and
11 detecting errors in the data using the error detection circuit.

1 32. The method as defined in claim 31 wherein each of the DRAM cells
2 further comprises:
3 a second transistor coupled in series between the first transistor and the supply
4 voltage; and
5 a third transistor coupled between a gate of the second transistor and a write
6 bit line, a gate of the third transistor being coupled to a write word line.

1 33. The method as defined in claim 31 wherein each of the DRAM cells
2 further comprises:
3 an inverter having an output coupled to a source of the first transistor; and
4 a second transistor coupled between an input of the inverter and a write bit
5 line, a gate of the second transistor being coupled to a write word line.

1 34. A method for refreshing and verifying data stored in an array of
2 DRAM cells, the method comprising:
3 applying a first voltage on a read word line to turn on first transistors in a row
4 of DRAM cells;
5 amplifying second voltages on read bit lines coupled to drains of the first
6 transistors using sense amplifiers, wherein each first transistor conducts current between the
7 read bit line and a supply voltage if the charge stored in the DRAM cell is a first logic state;
8 applying a third voltage on a write word line to turn on second transistors that
9 are each coupled to a node storing charge representing a bit of data;

10 driving output signals of the sense amplifiers to write bit lines to refresh the
11 charge stored in the nodes; and
12 detecting errors in the data stored in the row of DRAM cells using the output
13 signals of the sense amplifiers,
14 wherein the error detection and the refresh of the charge stored in the nodes
15 are performed concurrently.

1 35. The method as defined in claim 34 wherein each of the DRAM cells
2 further comprises:
3 a third transistor coupled in series between the first transistor and the supply
4 voltage,
5 wherein each second transistor is coupled between a gate of the third transistor
6 and one of the write bit lines.

1 36. The method as defined in claim 34 wherein each of the DRAM cells
2 further comprises:
3 an inverter having an output coupled to a source of the first transistor,
4 wherein one of the second transistors is coupled between an input of the
5 inverter and a write bit line.

1 37. A method for refreshing data stored in an array of DRAM cells in an
2 integrated circuit, the method comprising:
3 applying a voltage on a write word line to turn on write transistors in each
4 DRAM cell within a row of DRAM cells;
5 shifting refresh data signals into data shift registers from a source external to
6 the integrated circuit;
7 selecting the refresh data signals stored in the data shift registers using
8 multiplexers; and
9 driving the refresh data signals to write bit lines to refresh charge signals
10 stored in the row of DRAM cells, wherein each of the write transistors is coupled to one of
11 the write bit lines.